linux-headers (unknown)
1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
2 #ifndef _ASM_X86_PROCESSOR_FLAGS_H
3 #define _ASM_X86_PROCESSOR_FLAGS_H
4 /* Various flags defined: can be included from assembler. */
5
6 #include <linux/const.h>
7
8 /*
9 * EFLAGS bits
10 */
11 #define X86_EFLAGS_CF_BIT 0 /* Carry Flag */
12 #define X86_EFLAGS_CF _BITUL(X86_EFLAGS_CF_BIT)
13 #define X86_EFLAGS_FIXED_BIT 1 /* Bit 1 - always on */
14 #define X86_EFLAGS_FIXED _BITUL(X86_EFLAGS_FIXED_BIT)
15 #define X86_EFLAGS_PF_BIT 2 /* Parity Flag */
16 #define X86_EFLAGS_PF _BITUL(X86_EFLAGS_PF_BIT)
17 #define X86_EFLAGS_AF_BIT 4 /* Auxiliary carry Flag */
18 #define X86_EFLAGS_AF _BITUL(X86_EFLAGS_AF_BIT)
19 #define X86_EFLAGS_ZF_BIT 6 /* Zero Flag */
20 #define X86_EFLAGS_ZF _BITUL(X86_EFLAGS_ZF_BIT)
21 #define X86_EFLAGS_SF_BIT 7 /* Sign Flag */
22 #define X86_EFLAGS_SF _BITUL(X86_EFLAGS_SF_BIT)
23 #define X86_EFLAGS_TF_BIT 8 /* Trap Flag */
24 #define X86_EFLAGS_TF _BITUL(X86_EFLAGS_TF_BIT)
25 #define X86_EFLAGS_IF_BIT 9 /* Interrupt Flag */
26 #define X86_EFLAGS_IF _BITUL(X86_EFLAGS_IF_BIT)
27 #define X86_EFLAGS_DF_BIT 10 /* Direction Flag */
28 #define X86_EFLAGS_DF _BITUL(X86_EFLAGS_DF_BIT)
29 #define X86_EFLAGS_OF_BIT 11 /* Overflow Flag */
30 #define X86_EFLAGS_OF _BITUL(X86_EFLAGS_OF_BIT)
31 #define X86_EFLAGS_IOPL_BIT 12 /* I/O Privilege Level (2 bits) */
32 #define X86_EFLAGS_IOPL (_AC(3,UL) << X86_EFLAGS_IOPL_BIT)
33 #define X86_EFLAGS_NT_BIT 14 /* Nested Task */
34 #define X86_EFLAGS_NT _BITUL(X86_EFLAGS_NT_BIT)
35 #define X86_EFLAGS_RF_BIT 16 /* Resume Flag */
36 #define X86_EFLAGS_RF _BITUL(X86_EFLAGS_RF_BIT)
37 #define X86_EFLAGS_VM_BIT 17 /* Virtual Mode */
38 #define X86_EFLAGS_VM _BITUL(X86_EFLAGS_VM_BIT)
39 #define X86_EFLAGS_AC_BIT 18 /* Alignment Check/Access Control */
40 #define X86_EFLAGS_AC _BITUL(X86_EFLAGS_AC_BIT)
41 #define X86_EFLAGS_VIF_BIT 19 /* Virtual Interrupt Flag */
42 #define X86_EFLAGS_VIF _BITUL(X86_EFLAGS_VIF_BIT)
43 #define X86_EFLAGS_VIP_BIT 20 /* Virtual Interrupt Pending */
44 #define X86_EFLAGS_VIP _BITUL(X86_EFLAGS_VIP_BIT)
45 #define X86_EFLAGS_ID_BIT 21 /* CPUID detection */
46 #define X86_EFLAGS_ID _BITUL(X86_EFLAGS_ID_BIT)
47
48 /*
49 * Basic CPU control in CR0
50 */
51 #define X86_CR0_PE_BIT 0 /* Protection Enable */
52 #define X86_CR0_PE _BITUL(X86_CR0_PE_BIT)
53 #define X86_CR0_MP_BIT 1 /* Monitor Coprocessor */
54 #define X86_CR0_MP _BITUL(X86_CR0_MP_BIT)
55 #define X86_CR0_EM_BIT 2 /* Emulation */
56 #define X86_CR0_EM _BITUL(X86_CR0_EM_BIT)
57 #define X86_CR0_TS_BIT 3 /* Task Switched */
58 #define X86_CR0_TS _BITUL(X86_CR0_TS_BIT)
59 #define X86_CR0_ET_BIT 4 /* Extension Type */
60 #define X86_CR0_ET _BITUL(X86_CR0_ET_BIT)
61 #define X86_CR0_NE_BIT 5 /* Numeric Error */
62 #define X86_CR0_NE _BITUL(X86_CR0_NE_BIT)
63 #define X86_CR0_WP_BIT 16 /* Write Protect */
64 #define X86_CR0_WP _BITUL(X86_CR0_WP_BIT)
65 #define X86_CR0_AM_BIT 18 /* Alignment Mask */
66 #define X86_CR0_AM _BITUL(X86_CR0_AM_BIT)
67 #define X86_CR0_NW_BIT 29 /* Not Write-through */
68 #define X86_CR0_NW _BITUL(X86_CR0_NW_BIT)
69 #define X86_CR0_CD_BIT 30 /* Cache Disable */
70 #define X86_CR0_CD _BITUL(X86_CR0_CD_BIT)
71 #define X86_CR0_PG_BIT 31 /* Paging */
72 #define X86_CR0_PG _BITUL(X86_CR0_PG_BIT)
73
74 /*
75 * Paging options in CR3
76 */
77 #define X86_CR3_PWT_BIT 3 /* Page Write Through */
78 #define X86_CR3_PWT _BITUL(X86_CR3_PWT_BIT)
79 #define X86_CR3_PCD_BIT 4 /* Page Cache Disable */
80 #define X86_CR3_PCD _BITUL(X86_CR3_PCD_BIT)
81
82 #define X86_CR3_PCID_BITS 12
83 #define X86_CR3_PCID_MASK (_AC((1UL << X86_CR3_PCID_BITS) - 1, UL))
84
85 #define X86_CR3_LAM_U57_BIT 61 /* Activate LAM for userspace, 62:57 bits masked */
86 #define X86_CR3_LAM_U57 _BITULL(X86_CR3_LAM_U57_BIT)
87 #define X86_CR3_LAM_U48_BIT 62 /* Activate LAM for userspace, 62:48 bits masked */
88 #define X86_CR3_LAM_U48 _BITULL(X86_CR3_LAM_U48_BIT)
89 #define X86_CR3_PCID_NOFLUSH_BIT 63 /* Preserve old PCID */
90 #define X86_CR3_PCID_NOFLUSH _BITULL(X86_CR3_PCID_NOFLUSH_BIT)
91
92 /*
93 * Intel CPU features in CR4
94 */
95 #define X86_CR4_VME_BIT 0 /* enable vm86 extensions */
96 #define X86_CR4_VME _BITUL(X86_CR4_VME_BIT)
97 #define X86_CR4_PVI_BIT 1 /* virtual interrupts flag enable */
98 #define X86_CR4_PVI _BITUL(X86_CR4_PVI_BIT)
99 #define X86_CR4_TSD_BIT 2 /* disable time stamp at ipl 3 */
100 #define X86_CR4_TSD _BITUL(X86_CR4_TSD_BIT)
101 #define X86_CR4_DE_BIT 3 /* enable debugging extensions */
102 #define X86_CR4_DE _BITUL(X86_CR4_DE_BIT)
103 #define X86_CR4_PSE_BIT 4 /* enable page size extensions */
104 #define X86_CR4_PSE _BITUL(X86_CR4_PSE_BIT)
105 #define X86_CR4_PAE_BIT 5 /* enable physical address extensions */
106 #define X86_CR4_PAE _BITUL(X86_CR4_PAE_BIT)
107 #define X86_CR4_MCE_BIT 6 /* Machine check enable */
108 #define X86_CR4_MCE _BITUL(X86_CR4_MCE_BIT)
109 #define X86_CR4_PGE_BIT 7 /* enable global pages */
110 #define X86_CR4_PGE _BITUL(X86_CR4_PGE_BIT)
111 #define X86_CR4_PCE_BIT 8 /* enable performance counters at ipl 3 */
112 #define X86_CR4_PCE _BITUL(X86_CR4_PCE_BIT)
113 #define X86_CR4_OSFXSR_BIT 9 /* enable fast FPU save and restore */
114 #define X86_CR4_OSFXSR _BITUL(X86_CR4_OSFXSR_BIT)
115 #define X86_CR4_OSXMMEXCPT_BIT 10 /* enable unmasked SSE exceptions */
116 #define X86_CR4_OSXMMEXCPT _BITUL(X86_CR4_OSXMMEXCPT_BIT)
117 #define X86_CR4_UMIP_BIT 11 /* enable UMIP support */
118 #define X86_CR4_UMIP _BITUL(X86_CR4_UMIP_BIT)
119 #define X86_CR4_LA57_BIT 12 /* enable 5-level page tables */
120 #define X86_CR4_LA57 _BITUL(X86_CR4_LA57_BIT)
121 #define X86_CR4_VMXE_BIT 13 /* enable VMX virtualization */
122 #define X86_CR4_VMXE _BITUL(X86_CR4_VMXE_BIT)
123 #define X86_CR4_SMXE_BIT 14 /* enable safer mode (TXT) */
124 #define X86_CR4_SMXE _BITUL(X86_CR4_SMXE_BIT)
125 #define X86_CR4_FSGSBASE_BIT 16 /* enable RDWRFSGS support */
126 #define X86_CR4_FSGSBASE _BITUL(X86_CR4_FSGSBASE_BIT)
127 #define X86_CR4_PCIDE_BIT 17 /* enable PCID support */
128 #define X86_CR4_PCIDE _BITUL(X86_CR4_PCIDE_BIT)
129 #define X86_CR4_OSXSAVE_BIT 18 /* enable xsave and xrestore */
130 #define X86_CR4_OSXSAVE _BITUL(X86_CR4_OSXSAVE_BIT)
131 #define X86_CR4_SMEP_BIT 20 /* enable SMEP support */
132 #define X86_CR4_SMEP _BITUL(X86_CR4_SMEP_BIT)
133 #define X86_CR4_SMAP_BIT 21 /* enable SMAP support */
134 #define X86_CR4_SMAP _BITUL(X86_CR4_SMAP_BIT)
135 #define X86_CR4_PKE_BIT 22 /* enable Protection Keys support */
136 #define X86_CR4_PKE _BITUL(X86_CR4_PKE_BIT)
137 #define X86_CR4_CET_BIT 23 /* enable Control-flow Enforcement Technology */
138 #define X86_CR4_CET _BITUL(X86_CR4_CET_BIT)
139 #define X86_CR4_LAM_SUP_BIT 28 /* LAM for supervisor pointers */
140 #define X86_CR4_LAM_SUP _BITUL(X86_CR4_LAM_SUP_BIT)
141
142 /*
143 * x86-64 Task Priority Register, CR8
144 */
145 #define X86_CR8_TPR _AC(0x0000000f,UL) /* task priority register */
146
147 /*
148 * AMD and Transmeta use MSRs for configuration; see <asm/msr-index.h>
149 */
150
151 /*
152 * NSC/Cyrix CPU configuration register indexes
153 */
154 #define CX86_PCR0 0x20
155 #define CX86_GCR 0xb8
156 #define CX86_CCR0 0xc0
157 #define CX86_CCR1 0xc1
158 #define CX86_CCR2 0xc2
159 #define CX86_CCR3 0xc3
160 #define CX86_CCR4 0xe8
161 #define CX86_CCR5 0xe9
162 #define CX86_CCR6 0xea
163 #define CX86_CCR7 0xeb
164 #define CX86_PCR1 0xf0
165 #define CX86_DIR0 0xfe
166 #define CX86_DIR1 0xff
167 #define CX86_ARR_BASE 0xc4
168 #define CX86_RCR_BASE 0xdc
169
170 #define CR0_STATE (X86_CR0_PE | X86_CR0_MP | X86_CR0_ET | \
171 X86_CR0_NE | X86_CR0_WP | X86_CR0_AM | \
172 X86_CR0_PG)
173
174 #endif /* _ASM_X86_PROCESSOR_FLAGS_H */
Browse
Usage
Versions