1  /*  4 instruction cycles not accessing cache and TLB are needed after
       2      trapa instruction to avoid an SH-4 silicon bug.  */
       3  #define NEED_SYSCALL_INST_PAD
       4  #include <sysdeps/unix/sysv/linux/sh/sysdep.h>