1  /* { dg-do compile } */
       2  /* { dg-options "-march=rv32gcv -mabi=ilp32 -fno-schedule-insns -fno-schedule-insns2" } */
       3  
       4  #include "riscv_vector.h"
       5  
       6  void f (int8_t * restrict in, int8_t * restrict out, int n, int cond)
       7  {
       8    int vl = 101;
       9    if (n > cond) {
      10      vint8mf8_t v = __riscv_vle8_v_i8mf8 (in + 600, vl);
      11      vint8mf8_t v2 = __riscv_vle8_v_i8mf8_tu (v, in + 600, vl);
      12      __riscv_vse8_v_i8mf8 (out + 600, v2, vl);
      13    } else {
      14      vint8mf8_t v = __riscv_vle8_v_i8mf8 (in + 700, vl);
      15      __riscv_vse8_v_i8mf8 (out + 700, v, vl);
      16    }
      17  
      18    for (int i = 0 ; i < n * n * n * n; i++) {
      19      vint8mf8_t v = __riscv_vle8_v_i8mf8 (in + 900 + i, vl);
      20      __riscv_vse8_v_i8mf8 (out + 900 + i, v, vl);
      21    }
      22  }
      23  
      24  /* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]} 2 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */
      25  /* { dg-final { scan-assembler-times {vsetvli} 2 { target { no-opts "-O0" no-opts "-g" no-opts "-funroll-loops" } } } } */